Abstract: High-speed digital-to-analog converter (DAC) is key component in instrument and automatic test equipment, radar and ultra-wideband (UWB) systems. In this paper, a two-channel 1.2 GSps, 8 bit RF DAC for Multi-Nyquist applications in 1 µm GaAs Technology is presented. Combining mode select circuit with synchronous latch simplifies design of the current source and layout of DAC core circuit. Measurement results demonstrate that the Differential Nonlinearity (DNL) is within ²0.15 LSB, and the Integral Nonlinearity (INL) is within ²0.4 LSB. For the normal mode, the Spurious Free Dynamic range (SFDR) is larger than 40 dB; for the mixing mode, output bandwidth is up to 1.8 GHz, and the SFDR is larger than 30 dB. Under a supply voltage of 5 Volts, the output swing is 1.1 Vpp, and the total power consumption is 1.7 Walts for both channels working.
Introduction
Wideband digital-to-analog converter (DAC) is in high demand as it is a key component in instrument and automatic test equipment, radar, ultra-wideband (UWB) and other communication systems. For example, the Direct Digital Frequency Synthesizer (DDFS) has the great advantages in instant frequency hopping, phase continuity, and flexibility provided by digital signal processing compared with its counterpart of Phase-Locked Loop (PLL)-based synthesizers. The key component and bottleneck of a DDFS is the high-performance DAC [1, 2] . In the traditional radio frequency (RF) transmission systems, the DAC convert the baseband digital signal to analog signal, after a serious of analog signal processing circuits: filter, mixer, amplifier, to become appropriate signal for transmission. One important reason the transmission system become so complex is because the bandwidth limitation of the DAC. Most DACs can only have good dynamic performance in the first Nyquist band [3, 4] , and when the input signal frequency goes higher, the dynamic performance drops down very quickly. Also, because of normal non-return-to-zero (NRZ) DAC's sin(x)/x (SINC) frequency roll-off, SINC equalization filter will be needed to realize flatness of output signal power, which also add system complexity. With the mixing mode (return-to-zero, RZ), the DAC designed can output high quality analog signal till the third-Nyquist band, thus to reduce the system complexity.
The proposed circuit is fabricated in 1 µm GaAs Technology. Although GaAs HBT are much more power consuming, they have been used to design high performance mixed signal circuit with power insensitive applications because of their high breakdown voltage, semi-insulating substrate and lower cost, especially the mask cost.
The rest of the paper is organized as follows. In section 2, the DAC architecture and key building blocks as the multiplexer circuit and the mode select circuit will be analyzed. Section 3 presents the measurement setup and measurement results of the DAC. Conclusions will be drawn in Section 4.
2 DAC architecture and key building blocks 2.1 DAC architecture In the past, various architectures have been designed for wide-band DACs, including charge redistribution, current steering (CS) and the oversampling. The CS DAC has the merit of simplicity, wideband and good driving ability, thus become the best choice for GSps DACs. Three different architectures are possible depending on the implementation of CS DAC, and they are the binary, the unary and the segmented. The binary structure is simple and easy to implement, but it has serious glitch phenomenon, poor linearity, and cannot achieve high resolution. The unary structure (thermometer coding) requires an additional decoding circuit to convert the input binary code into a thermometer code, and it requires large amount of current sources, also its scale increases exponentially with resolution. However, its linearity and monotonicity are good, and the glitch of the output signal will be greatly weakened. The segmented structure can balance the performance and the cost. So segmented CS architecture is selected in this design.
The DAC in this paper is designed and fabricated in 1 µm GaAs technology, its f T is more than 75 GHz, and it has more than 7 Volts of the EB and 16 Volts of CB junction breakdown voltage. However, due to the large characteristic size and power consumption of the process, the chip integration based on the GaAs HBT technology should not exceed 10000 components. In addition, the material properties of GaAs determine that the direction of the transistor cannot be rotated in the layout design, limiting the flexibility of the layout design and consuming larger area. So, in this design, we need to take into account the DAC performance and circuit complexity, select the DAC architecture suitable for GaAs technology. Considering above situations, a 3+5 segmented current steering architecture is selected in this design, with 3 bit MSB in unary and 5 bit LSB in R-2R.
The two-channel 1.2 GSps, 8 bit DAC can work in two operation modes, each channel can be configured in either normal mode or mixing mode separately, both channels share the same input clock. Each channel of the DAC is built with a set of 2:1 data multiplexers (MUXs), so 16 bit 600 Mbps bit stream is put into each channel through 16 Low-Voltage Differential Signaling (LVDS) ports, and 8 bit 1200 Mbps data stream is reconnected internally to achieve RF signal output of DC-600MHz (normal mode) or DC-1800MHz (mixing mode).
The final implementation of the DAC (one channel) architecture is shown in Fig. 1 . Unlike [5, 6, 7, 8] , NRZ/RZ mode select circuit is neither integrated with current source switch module nor be separately designed as the mode select module. In this design it is combined with switch control signal synchronous latch. This simplifies the design of the current source switch circuit and makes the layout of DAC core circuit easier. Selecting appropriate resistance values can ensure matching the impedance to 50 ohms.
2:1 MUX circuit
For the 2:1 MUX design, the speed and complexity requirements are considered. The circuit diagram is presented in Fig. 2 . 
Mode select circuit
After the segment decoding, digital data go into the mode select (MS) circuit. As presented in Fig. 4 , the Mode select (MS) signal controls a 2:1 selector. When MS is low, after some buffers the encoded data come to the secondary circuit; when MS is high, mode select circuit directly send the RZ code to the secondary stage circuit, the code set is[MSB]10000000 [LSB] .
Due to the difference in control signal generation and paths transmission, different signal delays will lead to the glitch of the DAC, so the control signals must be synchronized. In this paper, a NRZ/RZ control circuit is integrated with a synchronous latch by adding only four transistors, the ultra-high speed characteristics of the latch are maintained while realizing mode select at the same time. As shown in Fig. 5 , When MS p signal is high, and MS n is low, the circuit works in the normal state and the output signal is NRZ code. When MS p signal is low and MS n is high, the latch works in the RZ state, for the positive half time of the clock, the output signal are normal, for the negative half, the output are set to be zero. In this way, the output is a RZ code with 50% duty cycle. When the DAC works in the RZ mode, the switch state of the current sources should ensure that the analog output of 
Measurement of the DAC
The DAC is designed and taped out in 1 µm GaAs Technology. Fig. 6 is the Die micrograph, chip area is 5:5 mm Â 3 mm.
Measurement setup for this DAC is shown in Fig. 7 . (a) Static performance of the DAC For the static performance measurement, the digital symbol is generated by the FPGA board, and the input digital signal is increased from 00000000 to 11111111. The oscilloscope is used to capture the output waveform. Then import the test data into the Matlab and calculate the DNL and INL, and get the corresponding curves as shown in Fig. 8 . It can be seen from the diagram that DNL is within AE0:15 LSB, and the INL is within AE0:4 LSB, which shows good linearity. In the normal mode, for input signal 549 MHz@1.2 GSps, the frequency spectrum is presented in Fig. 9 . As can be seen from the diagram, the SFDR is 43.27 dB.
In the mixing mode, for the same input signal 549 MHz@1.2 GSps, the frequency spectrum is presented in Fig. 10 . The SFDR performance is 45.34 dB.
In the mixing mode, for input signal 1.75 GHz@1.2 GSps, the frequency spectrum is presented in Fig. 11 . The SFDR is 32.75 dB.
Measured results of SFDR performance for normal mode and mixing mode are presented in Fig. 12 . Output power for the two modes are shown in Fig. 13 .
The performance summary of the DAC designed and a comparison with the relevant literature published are listed in Table I . 
Conclusion
A two channel 1.2 GSps, 8 bit RF DAC capable of multi-Nyquist applications in 1 µm GaAs technology is designed and presented in this paper. By adding only four transistors, the mode select circuit can be integrated with synchronous latch to realize flexible switch between RZ/NRZ while simplifies the design of the current source switch circuit and makes the layout of DAC core circuit easier. Chip area is 5:5 mm Â 3 mm. Measurement results demonstrate that the DNL is within AE0:15 LSB, and the INL is within AE0:4 LSB. For the normal mode, the SFDR is larger than 40 dB; for the mixing mode, output bandwidth can reach up to 1.8 GHz, and the SFDR is larger than 30 dB. Under a supply voltage of 5 Volts, the output swing is 1.1 Vpp, and the total power consumption is 1.7 Walts for both channels working.
